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Single Transistor Learning Synapse with Long Term Storage 
\Ve describe the design, fabrication, characteri-/ation, and 
inodeling of an array of single transistor si-napses The 
single transistor synapses simiiltaneoiisly perform long 
term w+Jit storage, coiiipiite the prodiict of the inpiit 
aiid floating gate mliie, aiid update the weight Yaliie ac- 
cording to  a hehhian or a hackpropagation learning rule. 
The charge on the floating gate is decreased by hot elec- 
tron injection with high selectil-iy for a particiilar synapse 
The charge on tlie floating gate is increased by electron 
timieling, which rewlts in high selectix-ity between r o m ,  
hiit iiiiich lo~ver selectkity between columns along a row 
\Vlien the steady state soiirce ciirrent is used as the repre- 
sentation of the weight Yaliie, both the iiicrenieiiting aiid 
decrenienting fiiiictioiis are proportional to  a power of the 
so111ce ci1rrent. 
I. I N T R O D ~ I C T I O N  
There are five reqiiireiiient~s for a learning synapse [ 11. 
First, the weight. shoiild he sh red  permanently in t,he ab- 
sence of learning. Second, the synapse must. coiiipiite as 
ail outpiit t,he prodiict. of t,lie inpiit, signal mit,h t,he synap- 
tic weight. Third, each synapse shoiild require iniiiiiiial 
area? resiilt.ing in the iiiaxiniiim array size for a given area. 
Fonrth, each synapse shoiild operat.e with low power dissi- 
pation so t,liat~ the synaptic array is not. power constrained. 
And finally, the array shoiild be capable of iiiipleinentiiig 
either Hebbiaii or Backpropagat,ion learning riile for inod- 
ifying the weight. on t,he float,iiig @e. 
We have designed? fabiicat ed, charx t  erized, axid mod- 
eled aii array of single traiisistm synapses which satisfy 
these five crit,eria. The single t,raiisist.or synapses siiiiiil- 
t anmis ly  perforin long t.erin weight, storage, conipiit,e t.he 
prodiict of the inpiit, aiid float,iiig gate valiie, and iipdate 
t.he weight value according t o  a hehbiaa or a backpropa- 
gat,ioii learning nile. 
Each synapse in oiir synaptic array is a single t.ransist.or 
wit,h its weight stored as a charge on a float.ing silicon @e. 
Figure 1 shows the circuit. diagram of a 2 s 2 array of 
synapses. The coliiinn ?gat,e’ inpiit,s (y,) are connected to  
second l e ~ e l  polysilicon which capacit.ively coiiples to  the 
floating gat,e. The iiipiits are shared along a coliiinn. The 
soiirce (I/:), drain (x,), and tmineling (Vj,L,L) terminals 
are shared along a row. These terminals are involved wit,h 
computing the output. ciirrent. and feeding hack ’error’ sig- 
nal wltages. The FETs are in a inoderat.ely doped (1 x 
10’7cm.-:i) siibsbrate) t o  achieve a high t.hreshold vohage. 
The moderat,ely doped siibst.rat,e is formed in t,he 2 p 7 .  
MOSIS process by tlie phase implant,. Each synapse has 
an addit,ional t.iinneliiig jiinct,ioii for modifying the  charge 
on t,he float,ing g a k .  The t,iinneling jiict.ion is formed m7it.h 
high quality gate oxide separat.ing a well region froin t,he 
floating gat,e. 
The synapse siiiiiilt,aiioiisly compiit,es as an oiit,put. ciir- 
rent a prodiict of weight and inpiit. signal, and can incre- 
ment or decrement, t,he weight. as a function of it,s inpiit, 
aiid error volt.ages. The particiilar learning algorit hili de- 
pends on  t,lie circiiit,ry at t,he hoiindaries of the array; in 
particiilar ihe  circiiit.ry coiiiiect,ed t o  each of the soi~rce,  
drain, and tunneling lines in a row. Wit,h charge QJ!, on 
t.he floating gat,e and V’, eqiial t,o 0 t,he siibtheshold soiirce 
ciirrent is described by 
TT-here Q,, is a device dependant. pnramet.er, and L+ is t.he 
therinal vo1t.ag.e F. The conpling coefficient,, S, of t.he 
gate inpiit. to  t lie iransist.or siirface pot,eiiiial i s  t.ypically 
less t,han 0.1. From ( 1) We can consider t,he weight. as a 
ciirrent,, I ,  defined by 
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Figiire 1: Circuit. diagram of t,he single - t,raiisistor synapse 
array. Each traiisist,or has a floating gat.e capacit.ively coii- 
pled to  an iiipiit cohiiiii~ line. A tiinneling coiinect,ion (ar- 
row) allows weight increase. Weight, decreased is achieved 
by hot, electmm inject,ion in the t,ransist.or itself. Each 
synapse is capable of si iiiiilt,aneoiis feedfomard coiiipiiba- 
tioiis aiid weight, updates. A 2 x 2 sect,ion of t,he array 
allows 11s to  cliaract,eii:w how inodifing a single float.ing 
gat,e (siich as synapse ( 1,1)) effects t,he neighboring float,- 
ing gate valiies. The s;ynapse ciirrent,s are a iiieasiire of 
the syiiapt,ic weights, and are siiinmed along each 1-ow by 
t.he soiirce ( \,:s) or drain (I,:,) lilies i1it.o soiiie Sonia circiiit.. 
wliere is t,he inpiit volt,age bias, and AI<, is I(, - J$). 
The synaptic ciirreiit, is t,liiis t,he product, of t,he weight., 
I ,  aiid a weak exponential fiiiict,ioii of t,he inpiit, volt,age. 
Hot elect,roii iiiject,ioii ~ ~ d d s  elect,roiis t,o the float.ing gat,e, 
thereby decreasing t.lie weight.. Injection occiirs for large 
drain voltages: t,lierefore t.he float,ing gat,e charge can he re- 
duced during iiornial feedforward operat.ion by raising t he 
drain volt age. Elect,roii t iinneling 1-einoves elect roils from 
t.he float,ing gat,e, thereby increasing t,he weight,. The t,iin- 
iieliiig line cont,rols the tiiiiiieling current.: t,liiis t,he float,iiig 
gat,? charge can be increased diiring normal feedforward 
operaiion by raising t,he t,iiiineling line voltage. The t.iin- 
neliiig rate is modiilattd by hot,li the inpiit, ~:olt,age aiid 
the charge on t,he floating gat.e. 
Figiire 2 shows a.n example the iiat,iire of t,lie weight. 
1ipdat.e process. The soiirce ciirreiit, is iised as a iiieasiire 
of the synapse meight,. The  expei'inimt, st,art.s wit,li all foiir 
synapses set. to  t,he same weight. ciirrent.. Then, synapse 
(1,l) is iiiject,ed for 180 cycles to prefereidaly decrease its 
weight. Finally, synapse (1,l) is t.iinneled for 160 c2;cles t.o 
preferentially iiicrease its weight,. This experiment shows 
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Figiire 2: Oiit,piit, currents from a 2 x 2 sect.ion of the 
synapse array, showing 180 iiiject.ion operat,ions followed 
by 160 timneling operat,ions. For t,he inject,ioii operat,ions, 
the drain (VdI)  is piilsed froin 2.0 V iipt,o 3.3 V for 0.5s 
wit,h l~:, at 8'V and 4,~ at, OV. Fnr t.he t,iinneling o,per- 
at,ions, t,he t.iiniieling line (Vt?ml) is piilsed froin 210 V 
iip t.o 33.5 V with I& at. OV and v/j at. 8k'. BeciLllse 
0111- iiieasiirements from t,lie 2 x 2 sect,ion come froin a 
larger array, we also display t,he 'background' current. from 
all other synapses on t.he row. This backgroiind ci1r:ren.t. 
is several orders of magnitxde smaller t,han t,he se1 
synapse ciirreiit,, aiid t,lierefore negligible. 
that  a syiiapse can he iiicremeiited by applying a high 
voltage on tiinneling teriniiials and a low voltage on the 
inpiit, and can be decremented by applying a high volt- 
age on drain terminals and a high voltage on the inpiit. 
In the nest two sections, we consider the nature of these 
iipdate fiinctions. In section three we examine the depen- 
dance of hot electron injection on the soiirce ciirrent of oiir 
synapses. In section four we examine the  dependance of 
electron tiinneling on the soiirce current of our synapses. 
111. HOT EI,ECTR.ON INJECTION 
Hot. Elect.roii Ihijectioii gives 11s a inet.liod t.o add eledrons 
t,o the floating gat.e. First, t.o inject. an elect,ron on t.he 
float,ing gat,e me need a region where the pot.entia1 drops 
more t,liaii 3.1 volts in a dist,aiice of less t.lian 0.2pn. t.o al- 
low elect,roiis tm gain enough energy t.o siiriiioiint, t,he oxide 
harrier. Second, we need a field. in t,he oxide in the proper 
direct,ion t.o collect. electrons aft,er t,liey cross t.he barrier. 
The 1iioderat.e si1bst.rat.e doping lccel allows 11s t.o e i d p  
achieve bot.11 c?ffect,s in subt,hreshold operat,ion. First,, t,he 
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higher siibst,rat,e doping resiilts in a milch higher t,hresh- 
old volt,age (6.1V), which giiarrent,ees t,hat, t,he field in t,he 
oxide at, t,he drain edge of t.he channel mill be in t,he proper 
direction for collecting elect.rons over t,he useful range of 
drain voltages. Second, t,he higher substrate doping re- 
sults in higher electric fields which y i e l d  higher injection 
efficiencies. The higher inject,ion efficiencies allom the de- 
vice t.o have a wide range of drain volt,ages siihstantially 
below t,he threshold vo1t.ag.e. Figiire 3 shows measiired 
da ta  011 t,he change in soiirce current. diiiing injection vs. 
soiirce ciirreiit, for seseral valiies of drain voltage. 
FVe can predict t,he approsiniat,e fiinctional form of t,he 
ciirves in Fig. 3 froin the  device model of t,he hot, electmn 
i n j d o r  decribed in [ 3 ] .  Becaiise t,he soiirce ciirrent., 1, 
is relat,ed t,o t,he floating gat,e charge! Qr:, M shomn in 
( 1) and the  charge on t,lie floating gat,e is relat,ed t.o t,he 
tiinneliiig or injection ciirrent. (If,) by 
an approximate iiiodel for tlie change of the weight ciirrent 
ualiie is 
Csing a model derived from t.he Bolt.znian transport. eqiia- 
t.ion [3] t,he inject,ion ciirrent, can be approximated o w r  
the range of drain volt.ages sliomn in Fig. 3 by 
I/ - s ' ' h 6 
_lib 
(5) If, - -1 p d - c )  = - 4p-1 
where I,;,-,. is tlie wlt,age from the drain t.o t,he drain edge 
of the channel, f ( )  is a slowly varying fiinct.ion defined i n  
[3] ,  and KrLj is in the range of 607n.V to  100mV. A is 
device dependant, paramet,er. Since hot. electron injection 
adds elect,rons t,o the  float.ing gat,e, t.he current. into the 
floaiing gat,e ( I f ! , )  is negat,ive, which resuks in 
The iiiodel agrees well mit,h the da ta  in Fig. 3? ivith S, 
in the range of 1.7 - 1.9. Iiiject,ion is w r y  select.ive along 
a row with a selectivity coefficient. bet,ween 10' and lo7 
depending upon drain vo1t.ag.e and weight,. The injection 
o p e r a h n s  resiilt,ed in negligible changes in soiirce ciirrent 
for synapses (2!1) and (2,2). 
TR.ON TUNNELING 
Elechron Tunneling gives 11s a method for removing elec- 
t,rons froin t,he float,ing gat.e. A n  elect,ric field across t,he 
oxide will resiilt. in a t.hinnnr harrier t.o t,he electrons on 
the float.ing gate. For a high enoiigh electric field, t.he 
elect.rons can t,nnnel tJiroiig1i t.he oxide. When t,ravelling 
Figiire 3: Soiirce Ciirrent Decrement. diiring inject,ion vs. 
Soiirce Ciirrent. for several valiies of drain voltage. The in- 
jeciioii operation decreases t,he synapt,ic weight,. Vg2 mas 
held at, 05', and Vgl mas at, 81f7 diiiing the  0.5s inject- 
ing piilses. The  change in soiirce current. is approxiniat,ely 
proport.iona1 to  the source current. to  t.he $ power, where 
of /j is between 1 .7  and 1.85 for t.he range of drain .i.olt,ages 
shown. The change in soi i rce current in synapse (1!2) is 
much less than the corresponding change in synapse (1,l) 
and is nearly independant, of drain vo1t.ag.e. The effect, of 
t.his injedion on synapses (2 , l )  and ( 2 ? 2 )  is negligible. 
throiigh t.he oxide, some elect,rons get tmpped in t.lie oxide, 
which changes t.he harrier profile. To rediice t,his t,rapping 
effect we tiinnel t,liroiigli high quality gate oxide, which has 
far less trapping than int.erpoly oxide. Bot.11 iiiject,ion and 
tiinneling h a w  very st.able and repeat.ahle characterist,ics. 
When t,iinneling at, a fixed oxide voltage, t,he tiiiiiieliiig 
ciirreiit, decreases only 50 percent after 10,nC of charge 
has passed throiigh t,he oxide. This qiiaiit.ity of charge is 
orders of magnitiide more t,han me woiild expect. a synapse 
t.o experience over a lifetine of operat,ion. 
Figiire 4 shows measiired da ta  on t,he change in soiirce 
current. during tiinneling as a function of soiirce ciirrent, 
for several values of t.iinneling voltage. We can predict, t.he 
fiinctional form of t.he ciirves in Fig. 4. From [2], the 
functional form of tiinnrling nirrent, is 
By expanding I,>,, for fixed I;,,,, as I,>,/() + A\>,/ and in- 
serting ( I), we get 
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Figure 4: Synapse (1,l) source current, increment. 1:s. 
Soiirce Current for several valiies of tiinneling voltage. 
The t,iinneling operat,ioii increases t,he synaphic weight.. 
Vg1 was held at. 0V and Vg2 mas 8V while t,he t,un- 
neling line was pulsed for 0.5s froin 2OV t,o t,he voltage 
shown. The change in soiirce ciirrent. is approliimat,ely 
proportional t,o t,he N power of t,he soiirce current, where N 
is bet.weeii 0.7 and 0.19 for t,he range of tiinneling volt.ages 
shown. The effect, of this t,iinneling pro 
(2, l )  and (2,2) are negligible. Select,ivit,y among synapses 
on the same row is shown in Fig. 5. 
Tiinneling reinoves elwtrons froin the floating gate: there- 
fore the floating gat(. ciirrent is positive. The resiilting 
current change i.; 
The model qiialitatiwly agrees with the da ta  in Fig. 4, 
with n in the range of 0.7 - 0.9. The tiinneling selectivity 
between synapses on different rows is very good, hiit tiin- 
neling selectirity along along a row is poor. We typically 
inemuere tiinneling selectivity ratios along a row between 
3 - 7 for oiir devices. 
V .  CONCLUSION - I M o ~ E T .  OF THE ARRAY OF SINGLE 
'T I t  A N S  IS TOR. SY N A PSRS 
WE; have designed, fabricat,ed, cliaract,erixed, and inodeled 
an array o f  single t,ransist.or synapses. This single t,ran- 
sist,or synapse siiniilt aneously perforins long term weight, 
st,orage, t,he product. of t.he inpiit. and float,ing gat.e volt,agel? 
and increases and decreases t,he weight, accorind t.o a heb- 
bian or backpropagahm learning rule. We ham slio.vvn 
Table 1: Typical " m i r e d  values of the parameters in the 
inodeling of the single transistor synapse array. 
tha t  the  injection process i s  very selective along a row 
or column. F5-e h a w  foiind that the tiinneling proress is 
only weakly selectire for a particular synapse along a row 
%re work is required t o  iinprore the  selectiyity of tiiti- 
neliiig along a row. Using the  steady state soiirce ciirrent 
as the representation of the  weight value, both the incre- 
menting and decrementing functions are proportiaiial to  
a power of the  soiirce ciirrent. 
Finally, we present an approximate model of oiir Array 
of these Single Transistor SJ napes.  The learning incre- 
inelit of the synapse at position ( i ,  j )  can be inodeled as 
(10) 
for t.he synapse at. position ( i ,  j), where y , ~  is the drain to 
float.ing gat,e coupling coefficient., ? I n r L  is t.he tiinneling line 
t,o float,ing gat,e coiipling coefficient,, and y!, is the gat.e t,o 
float.ing gat.e coripling coefficient,. Typical values for the 
parainet,ers in ( 10 ) are given in Table 1. 
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